Show simple item record

dc.contributor.advisorDroopad, Ravindranath
dc.contributor.authorBhatnagar, Kunal ( )
dc.date.accessioned2015-09-14T18:51:29Z
dc.date.available2015-09-14T18:51:29Z
dc.date.issued2015-07
dc.identifier.citationBhatnagar, K. (2015). Investigation of III-V semiconductor heterostructures for Post-Si-CMOS applications (Unpublished dissertation). Texas State University, San Marcos, Texas.
dc.identifier.urihttps://digital.library.txstate.edu/handle/10877/5699
dc.description.abstractSilicon complementary metal-oxide-semiconductor (CMOS) technology in the past few decades has been driven by aggressive device scaling to increase performance, reduce cost and lower power consumption. However, as devices are scaled below the 100 nm region, performance gain has become increasingly difficult to obtain by traditional scaling. As we move towards advanced technology nodes, materials innovation and physical architecture are becoming the primary enabler for performance enhancement in CMOS technology rather than scaling. One class of materials that can potentially result in improved electrical performance are III-V semiconductors, which are ideal candidates for replacing the channel in Si CMOS owing to their high electron mobilities and capabilities for band-engineering. This work is aimed towards the growth and characterization of III-V semiconductor heterostructures and their application in post-Si-CMOS devices. The two main components of this study include the integration of III-V compound semiconductors on silicon for tunnel-junction Esaki diodes, and the investigation of carrier transport properties in low-power III-V n-channel FETs under uniaxial strain for advanced III-V CMOS solutions. The integration of III-V compound semiconductors with Si can combine the cost advantage and maturity of the Si technology with the superior performance of III-V materials. We have demonstrated high quality epitaxial growth of GaAs and GaSb on Si (001) wafers through the use of various buffer layers including AlSb and crystalline SrTiO3. These GaSb/Si virtual substrates were used for the fabrication and characterization of InAs/GaSb broken-gap Esaki-tunnel diodes as a possible solution for heterojunction Tunnel-FETs. In addition, the carrier transport properties of InAs <110> channels were evaluated under uniaxial strain for the potential use of strain solutions in III-V CMOS.
dc.formatText
dc.format.extent127 pages
dc.format.medium1 file (.pdf)
dc.language.isoen
dc.subjectIII-V Semiconductors
dc.subjectHeterointegration
dc.subjectStrain technology
dc.subjectMolecular Beam Epitaxy
dc.subjectLow-power TunnelFETs
dc.subjectHeterojunction Esaki Diodes
dc.subjectPost-Si-CMOS solutions
dc.subject.lcshSemiconductorsen_US
dc.subject.lcshMetal oxide semiconductorsen_US
dc.titleInvestigation of III-V Semiconductor Heterostructures for Post-Si-CMOS Applications
txstate.documenttypeDissertation
dc.contributor.committeeMemberPiner, Edwin L.
dc.contributor.committeeMemberPowell, Clois E.
dc.contributor.committeeMemberChen, Yihong (Maggie)
dc.contributor.committeeMemberSauncy, Toni D.
thesis.degree.departmentMaterials Science, Engineering, and Commercialization Program
thesis.degree.disciplineEngineering Technology
thesis.degree.grantorTexas State University
thesis.degree.levelDoctoral
thesis.degree.nameDoctor of Philosophy
txstate.departmentMaterials Science, Engineering, and Commercialization


Download

Thumbnail

This item appears in the following Collection(s)

Show simple item record